Form PTO-1449 U.S. Department of Commerce (Rev. 8-88) Patent and Trademark Office INFORMATION DISCLOSURE CITATION (Use several sheets if necessary) Sheet 1 of 1				Attorney Docket No.: (Serial No.: 10/526,523			
				Applicant: Cheng				
				Filing Date: March 1, 2005		Group: 2818		
U.S. PATEN	T DOCUMENTS	,						
Examiner Initial*	Document Number	Date		Name		Subclass	Filing Date If Appropriate	

FOREIGN PA	ATENT DOCUMENTS					_		4
							Translation	
	Document Number	Date	Country		Class	Subclass	Yes	No
OTHER DOC	UMENTS (Including Aut	hor, Title, Date, P	ertinent Pages	, Etc.)	. I			L
1	International Technology Roadmap for Semiconductors: 2001 Edition – Interconnect (22 pp).							
2	Betz, V. and Rose, J., "Effect of the Prefabricated Routing Track Distribution on FPGA Area-Efficiency," in IEEE Trans. On VLSI, 6(3), pp. 445-456 (September 1995).							
3	Chen, H., Yao, B., Zhou, F. and Cheng, C., "The Y-Architecture: Yet Another On-Chip Interconnect Solution," Proc. of the Asia South Pacific Design Automation Conference, pp. 840-846, 2003.							
4	Cheng, E., Zhou, F., Yao, B., Cheng, C., and Graham, R., "Balancing the Interconnect Topology for Arrays of Processors between Cost and Power," International Conference in Computer Design, Freiburg, Germany (September 2002).							
5	Dally, W. and Towles, B., "Route Packets, Not Wires: On-Chip Interconnection Networks," IEEE Proc. of the 38th Design Automation Conf. pp. 684-689, 2001.							
6	Garg, N. and Konemann, J., "Faster and Simpler Algorithms for Multicommodity Flow and other Fractional Packing Problems," In Proc. of the 39th Annual Symposium on Foundations of Computer Science, pp. 300-309, 1998.							
7				ijimura, A. and Teig, S., 'nal Solid-State Circuits C				d Its
8	Karmarkar, N., "A New Polynomial-time Algorithm for Linear Programming." Combinatorica, 4(4), pp. 373-395, 1984.							
9	Khalid, M. and Rose, J., "Experimental Evaluation of Mesh and Partial Crossbar Routing Architectures for Multi-FPGA Systems," in IFIP IWLAS '97, Grenoble, France, pp. 119-127 (December 1997).							
	T	· Universal Netw	orks for Hardy	vens Efficient Company	nputing." IEEE Ti	rans. On Com	puters, V	ol. C-
10	Leiserson, C., "Fat Trees 34, No. 10, pp. 892-901		orks for flard	ware – Efficient Supercon			,	